

FORM PTO-1449 U.S. Department of Commerce
(Rev. 4/92) Patent and Trademark Office

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**

(Use several sheets if necessary)

ATTY. DOCKET NO.

500.28166CX2

SERIAL NO.

N t y t assigned

APPLICANT

HOTTA, et al

FILING DATE

May 14, 2001

GROUP

2152

U.S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
<i>C</i>	4 7 2 2 0 5 0	1/88	Lee et al	395	375	
<i>n</i>	4 6 2 0 2 7 5	10/86	Wallach et al	395	800	
<i>n</i>	3 6 1 4 7 4 5	10/71	Podia et al	395	650	
<i>n</i>	4 9 2 8 2 2 6	5/90	Kamada et al	364	200	
<i>n</i>	3 7 7 1 1 3 8	11/73	Celtruda et al			
<i>n</i>	4 6 7 7 5 4 5	6/87	Blahut			

FOREIGN PATENT DOCUMENTS

	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	ABSTRACT
						YES NO
<i>n</i>	0 1 4 9 0 4 9	7/85	EPO			
<i>n</i>	0 2 6 0 4 0 9	3/88	EPO			
<i>n</i>	8 8 0 9 0 3 5	11/88	WIPO			
<i>n</i>	0 0 8 2 9 0 3	7/83	EPO			
<i>n</i>	6 3 7 3 3 3 2	2/88	Japan			XX

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

<i>n</i>	Technical Summary, Multi-flow Computer, Inc., 4/30/87, pp/ 1-(3-7).
<i>n</i>	O. Serlin, "The Serlin Report on Parallel Processing", ITOM International Co., Issue No. 7, 12/87, pp. 10-18.
<i>n</i>	IEEE Journal of Solid-State Circuits, "MIPS-X: A 20-MIPS Peak 32-Bit Microprocessor with on-chip Cache", Horowitz, et al, vol. sc-22, No. 5, October 1987, New York.
<i>n</i>	J. Bond, "Parallel Processing Concepts Finally come together in Real Systems", Computer Design, June 1, 1987, pp. 51-74.

EXAMINER

DATE CONSIDERED

EXAMINER: Initial if citation is considered, draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

FORM PTO-1449 U.S. Department of Commerce (Rev. 4/92) Patent and Trademark Office INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use several sheets if necessary)	ATTY. DOCKET NO. 500.28166CX2	SERIAL NO. N t yet assigned
	APPLICANT HOTTA, t al	
	FILING DATE May 14, 2001	GROUP 2152

U.S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
<i>h</i>	5 1 0 1 3 4 1	3/92	Circello et al	395	375	
<i>h</i>	4 4 3 7 1 4 9	3/84	Pomerene et al			
<i>h</i>	5 0 7 2 3 6 4	12/91	Jardine et al	395	375	5-24-89
<i>h</i>	4 8 7 3 6 2 9	10/89	Harris et al			
<i>h</i>	4 8 5 8 1 0 5	8/89	Kuriyama et al	395	375	3-26-87
<i>h</i>	4 8 2 5 3 6 0	4/89	Knight, Jr.			
<i>h</i>	4 7 8 9 9 2 5	12/88	Lahti	395	800	7-31-85
<i>h</i>	5 0 4 3 8 6 8	8/91	Kitamura et al	395	775	12-24-87

FOREIGN PATENT DOCUMENTS

	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	ABSTRACT	
						YES	NO
<i>h</i>	4 5 9 2 3 2	12/91	EPO				
<i>h</i>	3 2 8 8 2 4 6	12/91	Japan				XX
<i>h</i>	4 5 5 9 6 6	11/91	EPO				
<i>h</i>	6 3 1 3 1 2 3 0	6/88	Japan				

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

<i>h</i>	R. Acosta, et al, "An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors", IEEE Transactions on Computers vol. C-35, No. 9, Sept. 1986, pp. 815-828.
<i>h</i>	D. Ditzel, et al "The Hardware Architecture of the Crisp Microprocessor" ACM, 0084-7495, pp. 309-319.
<i>h</i>	Capozzi et al, "Non-sequential High-performance Processing", IBM Technical Disclosure Bulletin, vol. 27, No. 5, 10/84, pp. 2842-2844.

EXAMINER

DATE CONSIDERED

EXAMINER: Initial if citation is considered, draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

FORM PTO-1449 U.S. Department of Commerce (Rev. 4/92) Patent and Trademark Office INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use several sheets if necessary)	ATTY. DOCKET NO.	SERIAL NO.
	500.28166CX2	Not yet assigned
	APPLICANT HOTTA, et al	
	FILING DATE May 14, 2001	GROUP 2152

J1011 U.S. PTO
 09/853769
 05/14/01

U.S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
h	4 9 4 2 5 2 5	7/90	Shintani et al	395	Dig. 1	11/20/87
n	5 2 8 7 4 6 5	2/94	Kurosawa et al			
n	5 4 0 4 4 7 2	4/95	Kurosawa et al			
n	5 5 6 1 7 7 5	10/96	Kurosawa et al			
n	4 4 7 6 5 2 5	10/84	Ishii	364	Dig. 1	
n	4 5 9 4 6 5 5	6/86	Hdo et al	364	DIG. 1	
n	4 6 2 6 9 8 9	12/86	Rorii	395	375	
n	4 6 4 4 4 6 6	2/87	Saito	395	725	
n	4 7 9 4 5 1 7	12/88	Jones et al	395	725	
n	4 9 1 6 6 0 6	4/90	Yamaoka et al	395	375	
n	4 9 2 8 2 2 3	5/90	Dao et al	395	375	

FOREIGN PATENT DOCUMENTS

	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	ABSTRACT	
						YES	NO
n	0 1 4 7 8 5 8	7/85	EPO				
n	0 0 4 2 4 4 2	12/81	EPO				
n	0 2 3 9 0 8 1	9/87	EPO				
n	0 1 0 1 5 9 6	8/83	EPO				

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

n	J. David, "Reducing the Branch Penalty in Pipelined Processors", Computer (July 1988), pp. 47-55.
n	Miller et al "Floating-Duplex Decode and Execution of Instruction", IBM Technical Disclosure Bulletin, vol. 23, No. 1, June 1980, pp. 409-412.
n	G. Tjoden et al, "Detection and Parallel Execution of Independent Instructions", IEEE Transaction, vol. C-19, No. 10, October 1970, pp. 889-895.

EXAMINER

DATE CONSIDERED

EXAMINER: Initial if citation is considered, draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.